MATLAB SIMULINK HDL CODER 1 Manual de usuario Pagina 36

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 46
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 35
9/21/2011
36
Digital Down Converter
DDC acce
p
ts
p
A high sample-rate passband signal (may be 50 to 100 Msps)
DDC produces
A low sample-rate baseband signal ready for demodulation
~70 MSPS
~270 KSPS
77
Digital
Down
Converter
A/D
Conv
RF
Section
Demod
Integrated HDL Verification
MATLABMATLAB
® ®
andand SimulinkSimulink
®®
Algorithm and System DesignAlgorithm and System Design
Model Refinement for HardwareModel Refinement for Hardware
Implement Design
Verification
Back Annotation
HDL CoHDL Co--SimulationSimulation
Automatic HDL Automatic HDL
Code GenerationCode Generation
Behavioral Simulation
78
Implement
Design
Map
Place & Route
Synthesis
Verification
Static Timing Analysis
Timing Simulation
Functional Simulation
FPGA HardwareFPGA Hardware
FPGAFPGA--inin--thethe--LoopLoop
Vista de pagina 35
1 2 ... 31 32 33 34 35 36 37 38 39 40 41 ... 45 46

Comentarios a estos manuales

Sin comentarios