MATLAB SIMULINK HDL CODER 1 Manual de usuario Pagina 30

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 46
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 29
9/21/2011
30
Steps To Reduce Power
Smaller/Efficient Designs
Better Algorithm Design
Power Optimization
Smaller/Efficient
Designs
Reduce Clock Frequency
Control Subsystem Execution (enabled/triggered subsystems)
Low Power Design Libraries/FPGA Devices
64
Multi-rate Models to Reduce Clock Frequency
Power Optimization
Cycle accurate simulation and implementation
Multi
p
le or sin
g
le clock im
p
lementation
pg p
65
clk
clk_enable
enb_1_2_1
enb_1_2_0
clk_enable
Timing Controller
Vista de pagina 29
1 2 ... 25 26 27 28 29 30 31 32 33 34 35 ... 45 46

Comentarios a estos manuales

Sin comentarios